

Model Name:GA-78LMT-S2P

Circuit or PCB layout change for next version


Component value change history

Version: 3.11

P-Code: U99098-0


[illegible][illegible]

GIGABYTE™




L0_CADIN_L[0..15] [9]
L0_CADIN_H[0..15] [9]

L0_CADOUT_L[0..15] [9]
L0_CADOUT_H[0..15] [9]








CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B











GIGABYTE®			
Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-78LMT-USB3	3.11	
Date:	Monday, March 28, 2011	Sheet	4 of 29







AB24	VDDIO1	VSS1	K24
AB26	VDDIO2	VSS2	K26
AB28	VDDIO3	VSS3	K28
AB30	VDDIO4	VSS4	K30
AC24	VDDIO5	VSS5	L7
AD26	VDDIO6	VSS6	L9
AD28	VDDIO7	VSS7	L11
AD30	VDDIO8	VSS8	L13
AE30	VDDIO29	VSS9	L15
M24	VDDIO9	VSS10	L17
M26	VDDIO10	VSS11	L19
M28	VDDIO11	VSS12	L21
M30	VDDIO12	VSS13	L23
P24	VDDIO13	VSS14	M8
P26	VDDIO14	VSS15	M10
P28	VDDIO15	VSS16	M12
P30	VDDIO16	VSS17	M14
T24	VDDIO17	VSS18	M16
T26	VDDIO18	VSS19	M18
T28	VDDIO19	VSS20	M20
T30	VDDIO20	VSS21	M22
V26	VDDIO21	VSS22	N4
V28	VDDIO22	VSS23	N5
V30	VDDIO23	VSS24	N7
V32	VDDIO24		N9







Note: for RS780, change R232 to 150R as AUX_CAL, place close to pin C8

RS740_DFT_GPIO1 R272 150/4/1

Note: for RX780, R217 (RX780_DFT_GPIO1) to 3K accordingly


[21] DAC_VSYNC << R276 3K/4/1 >> VCC3

Note: for RX780, change following pull-down resistor to 3K accordingly
R912 (RX780_DFT_GPIO5)

Note: for RX780, change following pull-down resistor to 3K accordingly
R913 (RX780_DFT_GPIO4)
R218 (RX780_DFT_GPIO3)
R911 (RX780_DFT_GPIO2)

[21] DAC_HSYNC << R285 3K/4/1 >> VCC3

Note: for RX780, change following pull-down resistor to 3K accordingly
R219 (RX780_DFT_GPIO0)



GIGABYTE

RS780 SYSTEM I/F

Size: Document Number
Custom: GA-78LMT-USB3
Date: Monday, March 28, 2011
Sheet: 10 of 29
Rev: 3.11

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC

GROUND

Please use 1mm pad size,
place all ELT test pads
on bottom side only

PART 5/6

POWER

RS780/LFCBGA528/A13/[10HB1-06/60G-20R]

GIGABYTE™

Title

RS780 POWER & GND

Size

Document Number

Custom

GA-78LMT-USB3


Date:

Monday, March 28, 2011

Sheet

11 of 29

Rev
3.11




- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

NB/CLOCK INPUT TABLE

NB_CLOCK	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases



watch dog --
RESTORE# 接 RESET

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0		OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)
	High	66MHz 3.3V single ended HT clock.


GIGABYTE

Title			ICS9LPRS477
Size	Document Number	GA-78LMT-USB3	
Custom			3.11
Date:	Monday, March 28, 2011	Sheet	12 of 29




PLACE THESE PCIE AC COUPLING
CAPS CLOSE TO U600


S.B HEATSINK



SB_HS[12SP2-030005-42R_12SP2-030005-43R]



Note: LDT_PG, LDT_STP# & LDT_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.



SB700

Part 1 of 5

PCI EXPRESS INTERFACE

PCI INTERFACE

CLOCK GENERATOR

LPC


CPU

RTC

PULL HIGH
PULL LOW

PCLK2
WATCHDOG TIMER
ON NB_PWRGD
ENABLED

PCLK3
USE
DEBUG
STRAPS




LPC_CLK0
LPC_CLK1

PULL HIGH
PULL LOW

IMC
ENABLED
AOD Extreme
DEFAULT

CLKGEN
ENABLED
CLKGEN
DISABLED
DEFAULT




CLR_CMOS	RTC_VDD
SHORT	CLEAR CMOS
OPEN	NORMAL


NOT ADD ICT FOR RTCVDD PIN

GIGABYTE




Title		
ATI SB710 PCIE/PCI/CPU/LPC		
Size	Document Number	Rev
Custom	GA-78LMT-USB3	3.11
Date:	Monday, March 28, 2011	Sheet 13 of 29









EXP A TXP1	C1644	0.1U/4X/1R/16V/K	EXP A TXP0C
EXP A TXN0	C1645	0.1U/4X/1R/16V/K	EXP A TXN0C
EXP A TXP1	C1646	0.1U/4X/1R/16V/K	EXP A TXP1C
EXP A TXN1	C1647	0.1U/4X/1R/16V/K	EXP A TXN1C
EXP A TXP2	C1648	0.1U/4X/1R/16V/K	EXP A TXP2C
EXP A TXN2	C1649	0.1U/4X/1R/16V/K	EXP A TXN2C
EXP A TXP3	C1650	0.1U/4X/1R/16V/K	EXP A TXP3C
EXP A TXN3	C1651	0.1U/4X/1R/16V/K	EXP A TXN3C
EXP A TXP4	C1652	0.1U/4X/1R/16V/K	EXP A TXP4C
EXP A TXN4	C1653	0.1U/4X/1R/16V/K	EXP A TXN4C
EXP A TXP5	C1654	0.1U/4X/1R/16V/K	EXP A TXP5C
EXP A TXN5	C1655	0.1U/4X/1R/16V/K	EXP A TXN5C
EXP A TXP6	C1656	0.1U/4X/1R/16V/K	EXP A TXP6C
EXP A TXN6	C1657	0.1U/4X/1R/16V/K	EXP A TXN6C
EXP A TXP7	C1658	0.1U/4X/1R/16V/K	EXP A TXP7C
EXP A TXN7	C1659	0.1U/4X/1R/16V/K	EXP A TXN7C
EXP A TXP8	C1660	0.1U/4X/1R/16V/K	EXP A TXP8C
EXP A TXN8	C1661	0.1U/4X/1R/16V/K	EXP A TXN8C
EXP A TXP9	C1662	0.1U/4X/1R/16V/K	EXP A TXP9C
EXP A TXN9	C1663	0.1U/4X/1R/16V/K	EXP A TXN9C
EXP A TXP10	C1664	0.1U/4X/1R/16V/K	EXP A TXP10C
EXP A TXN10	C1665	0.1U/4X/1R/16V/K	EXP A TXN10C
EXP A TXP11	C1666	0.1U/4X/1R/16V/K	EXP A TXP11C
EXP A TXN11	C1667	0.1U/4X/1R/16V/K	EXP A TXN11C
EXP A TXP12	C1668	0.1U/4X/1R/16V/K	EXP A TXP12C
EXP A TXN12	C1669	0.1U/4X/1R/16V/K	EXP A TXN12C
EXP A TXP13	C1670	0.1U/4X/1R/16V/K	EXP A TXP13C
EXP A TXN13	C1671	0.1U/4X/1R/16V/K	EXP A TXN13C
EXP A TXP14	C1672	0.1U/4X/1R/16V/K	EXP A TXP14C
EXP A TXN14	C1673	0.1U/4X/1R/16V/K	EXP A TXN14C
EXP A TXP15	C1674	0.1U/4X/1R/16V/K	EXP A TXP15C
EXP A TXN15	C1675	0.1U/4X/1R/16V/K	EXP A TXN15C




PCI SLOT 1,2

[13] AD[0..31] <=> AD[0..31]







Gigabyte Confidential




Demot Copy



PCIE-1G LAN



USB_LAN CONNECTOR









Diagram illustrating a 4-wire cable configuration with two twisted pairs:

- Top pair: **LINE IN R** (62/4) connected to **CR61**.
- Bottom pair: **LINE IN L** (62/4) connected to **CR62**.
- A vertical line connects the two pairs, representing a bridge or connection point.




The schematic diagram illustrates the microphone input circuit. It features two microphone inputs, MIC1 and MIC2, each connected to a 62/4 resistor (CR63 and CR64). The outputs of these resistors are connected to the inputs of two comparators, CBC28 and CBC29. Both comparators are configured with 180P/4/NPO/50V/J capacitors at their non-inverting inputs and are connected to a common ground.








Title			
ALC888B CODEC			
Size	Document Number	Rev	
Custom	GA-78LMT-USB3	3.11	
Date:	Monday, March 28, 2011	Sheet	20 of 29





Hardware Monitor circuits






SYSTEM FAN





CPU FAN





GIGABYTE			
Title			
FAN/HWMO, KB/USB			
Size	Document Number	Rev	
Custom	GA-78LMT-USB3	3.11	
Date:	Monday, March 28, 2011	Sheet	23 of 29




ATX POWER CONNECTOR
















NB_VCC_OV1	NB_VCC_OV2	NB_VCC
L	X	1.20V
X	L	1.30V
L	L	1.40V



VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V

GIGABYTE

5VDUAL



$$0.6 \cdot (1 + 3K / 1.43K) = 1.859V$$

DDR18V_OV1	DDR18V_OV2	DDR18V
L	X	1.90V
X	L	2.00V
L	L	2.10V

GIGABYTE®

DDRII POWER, VCC18		
Title	Document Number	Rev
Size	GA-78LMT-USB3	3.11
Date:	Monday, March 28, 2011	Sheet 28 of 29

